This paper deals with the generation of GPS signals using FPGA based Xilinx System Generator 9.2. We have considered L1 frequency band as it is mainly used for commercial, civil aviation and other purposes.
INTRODUCTION
GPS stands for Global Positioning System and it was started in the year 1973 by the US department of defense. It was made commercial for civil aviation in the early 1990's. GPS is a satellite based navigation system, which is used to find the position of an object across the earth by giving its coordinates. Currently GPS consists of 32 satellites of which 24 are for working and the rest eight are kept spare to replace any of these 24 satellites in case of malfunction or damage to them. These 24 satellites revolve around the earth surface in six predetermined orbits each orbit having four satellites. The satellites are not placed equidistant in a given orbit. Each orbit makes an angle of 60˚ with the equator of the earth so as to complete total 360˚. The orbital radius is 26560 km and time taken for one complete revolution is 11 hrs 57 mins and 57.26 secs [1] . In this paper, implementation of digital GPS signal generator using Xilinx system generator 9.2 has been dealt. First the GPS signal has been explained followed by each and every component of GPS signal. Then each component has been built using Xilinx system generator 9.2 and tested and finally complete GPS signal generator has been built and tested on hardware using Lyrtech SFF-SDR board.
GPS SIGNAL
GPS signals are modulated signals, which are transmitted by the GPS satellites in the UHF band of 500 MHz to 3 GHz over two frequencies, i.e. L1 and L2 driven by a common clock of 10. The GPS signals are a combination of three main parts namely the carrier frequency, navigation data and the spreading sequence namely the C/A code and P code. The carrier frequencies for the L1 and L2 band are stated above. The navigation data is the main component that has to be actually transmitted because it contains information about the satellite orbits [2] . The C/A code stands for coarse acquisition, which is useful in detecting from which satellite the signal is coming and P code is used to track the signals once the signals have been acquired. The signal structure for a particular GPS satellite 'k' is given as [2] :
Here we can observe that the GPS satellite signal is a combination of various power levels of its different components. We can see the power levels for both L1 and L2 and also navigation data which is to be transmitted is shown as D ୩ . The power levels for the components are shown in the 
GPS SIGNAL AND BPSK MODULATION FOR L1 FREQUENCY
The pictorial representation of GPS signal structure is shown below [5] : 
C/A CODE GENERATOR FOR GPS SATELLITES
The main purpose of a coarse acquisition (C/A) code is to find, at the GPS receiver side, from which satellite the signal is coming. Each satellite transmits a C/A code, which is unique for that satellite. The pictorial representation of C/A code generator is as shown below [1] : The C/A code generator model developed using Xilinx System Generator 9.2 is as shown in figure 4 .
Fig. 4. C/A Code Generator for Satellite 31
Here we have used Xilinx block sets to develop the model for the satellite 31. For each LFSR we have taken 10-memory unit or delay unit blocks from the Xilinx block sets. Each of these blocks is initialized to a binary value of 1 which denotes the initial phase. As can be seen, these blocks are driven by a clock of 1.023 MHz. These two linear feedback shift registers are designed based upon the two polynomials G1 and G2 explained earlier. The tappings in the figure 4 indicate the delay which are XORed and given as feedback to the first memory unit of the respective LFSR.
We have also developed a model for coarse acquisition (C/A) codes for all the satellites as can be seen in figure 5 . This model is partly based on the sub model developed by Dick Benson in his complete GPS receiver model [6] . In this model, phase selectors of all the satellites are multiplexed so that we can handle C/A codes from any given satellite at a given instant of time.
As can be seen, VPSS (video processing sub system) block of TMS320DM6446SoC (Davinci processor) is used. This block is very important for hardware implementation of any model as it helps in hardware interface of the FPGA(Xilinx) blocks with the DSP on the hardware. 
P CODE
The P code, as already mentioned, is used to track the satellite signals once the GPS receiver acquires them. The P code is generated by using four linear feedback shift registers which are paired. These LFSRs can be denoted as X1A, X1B, X2A, and X2B. One PRN (pseudorandom noise) sequence has 15345000 chips and a period of 1.5 seconds, the other has 15345037 chips, and the difference is 37 chips [1] . P code repeats itself every GPS week starting around midnight of Saturday/Sunday. The LFSRs are based on the equations given by the GPS society as below [7] : As in the case of C/A code the powers in the equations indicate the tappings to the memory unit cells. These are XORed and given as feedback to the first unit cell of each LFSR. The model developed for P code using system generator 9.2 is shown below in figure 6.
Fig. 6. P Code Generator
The unit cells or the memory units in the LFSRs are initialized to the values given by the GPS society and are given below:
X1A is initialized at 000100100100 and X1B is initialized at 010101010100. X2A is initialized at 100100100101 and X2B is initialized at 010101010100.
NAVIGATION DATA
The basic structure of a navigation data is shown in fig. 7 . [1] .
Fig. 7. Navigation Data Structure
Navigation data is transmitted in the L1 frequency at a bit rate of 50 bps. It repeats itself every 20 ms. So the time taken for transition of one navigation bit is equivalent to the time of transition of 20 C/A codes, since one C/A code is transmitted every 1 ms. The basic unit in a navigation data is the frame which consists of 1500 bits. Each frame is divided into 5 sub frames of 300 bits each. Each sub frame can be divided into 10 words of 30 bits each. The time for transmission of one sub frame is 6 secs and in a frame first 3 sub frames repeat themselves and the rest two sub frames have same structure but different data (25 different versions). So the time for transmission of one entire navigation message is 5*6*25 i.e. 750 secs or twelve and half minutes.
The sub frame 1 consists of satellite clock and health data. It tells us at what time the signals is transmitted from the satellite and also whether the data is correct or not. Sub frame 2 and 3 contain information about satellite ephemeris data i.e. it gives us information about the satellite orbits that are used for finding satellite positions. Sub frames 4 and 5 contain almanac data i.e. ephemeris and clock data with reduced precision.
GPS SIGNAL GENERATOR MODEL USING XILINX
The model developed for complete GPS signal generator is shown figure 8.
Fig. 8. GPS Signal Generator
The various components of GPS signal are shown in fig. 8 . Here the C/A code and the navigation data are XORed using modulo-2 operation. We can generate the navigation data by using a free running counter or a count limited one. We can also use a pulse generator for generating the navigation data. Navigation data is having a bit rate of 50 bps. The result is XORed with P code. Finally BPSK modulation is done between this resultant signal and the carrier frequency which is having a frequency of 1575.42 MHz. The resultant final GPS signal is sent to the hardware by VPSS (video processing sub system).
HARDWARE AND SOFTWARES USED
The implementation is done using Lyrtech SFF-SDR board [8] . It is conceived and designed to be used for developing software defined radios. The board is composed of three layers: digital processing, ADAC MASTER III and RF module. The digital processing module has Virtex-4 SX35 FPGA and a TMS320DM6446SoC to implement custom IP and acceleration functions with varying requirements from one protocol to another supported on the same hardware. The ADAC Master III layer has an inbuilt ADC and DAC. ADC is having resolution of 14 bit and sampling frequency of 125 MSPS while DAC is having a resolution of 16 bits and a sampling frequency of 500 MSPS. The RF layer is having a transmission capacity of 1 GHz. The board is as shown in figure 9. 
RESULTS AND FUTURE WORK
Generation of carrier frequency: Figure 10 shows the generation of the carrier frequency 1575.42 MHz for L1 band. We have taken a common clock of 10.23 MHz for generating this frequency. On this carrier frequency navigation data and C/A code are modulated by using the BPSK modulation. Here we have generated the Gold code or the C/A code for the satellite 31. The phase selector used for this operation is a modulo-2 combination of 3 rd and 8 th unit cells of second Linear Feedback Shift Register. 
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